

## PATENT APPLICATION

Sheet 1 of 1

<b>FORM PTO-1449</b>  <b>LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT</b>  (Use several sheets if necessary)	ATTY. DOCKET NO.	SERIAL NO.
	10030972-1	175,960
	APPLICANT	
	Steinbach et al.	
	FILING DATE	GROUP

## REFERENCE DESIGNATION

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL	*	DOCUMENT NUMBER	DATE	NAME
MC		6,545,545	4/8/2003	Fernandez-Texon

## FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	NAME	TRANSLATION	
					YES	NO

## OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

ad	DUNNING, GARCIA, LUNDBERG, NUCKOLLS, An all-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors, IEEE Journal of Solid-State Circuits, Vol. 30, No. 4, April 1995, pp.412-422.
lu	ANAND, RAZAVI, A 2.75 Gb/s CMOS Clock Recovery Circuit with Broad Capture Range, IEEE ISSCC 2001 Digest, p.214.
me	NOGUCHI, TATEYAMA, OKAMOTO, UCHIDA, KIMURA, and TAKAHASHI, A 9.9G-10.8Gb/s Rate-Adaptive Clock and Data-Recovery with No External Reference Clock for WDM Optical Fiber Transmission, IEEE ISSCC 2002 Digest, p.252.

EXAMINER	DATE CONSIDERED
h Ki Kento	12/23/05

\* Copies of these references are not enclosed pursuant to 37 CFR 1.98(d). (See accompanying IDS)